¹«Ë¾¿ª·¢ÁË׼ȷ²¢¾¹ýÑéÖ¤µÄ¹¤ÒÕÉè¼ÆÎļþ£¬Ö¼ÔÚ½áºÏ¹«Ë¾µÄ×îй¤ÒÕ¼¼Êõ£¬°ïÖú¿Í»§ÊµÏÖÉè¼Æ²úÄÜ×î´ó»¯£¬¼Ó¿ì²úÆ·µÄÃæÊÀËÙ¶È¡£ÕâЩÉè¼ÆÎļþ°üº¬ÁË´ÓÔÀíͼÉè¼Æ¡¢·ÂÕæ¡¢°æÍ¼µ½ÑéÖ¤ËùÐèµÄËùÓÐÉè¼Æ×é¼þ£¬°üÀ¨Æ÷¼þ·ûºÅ£¬Æ÷¼þÄ£ÐÍ£¬¼¼ÊõÎļþ£¬²ÎÊý»¯µ¥Ôª£¬ÎïÀíÑéÖ¤¹æÔòÎļþ£¨drc/lvs/lpe£©µÈ¡£
packaged design documents | pdh(process design handbook) | process outline | |
---|---|---|---|
application note | |||
layout rule | |||
electrical design rule | |||
pcm spedfication | |||
mask tooling table | |||
spice model | |||
esd protection design guideline | |||
characteristics report | |||
command files | calibre | drc | |
lvs/xrc/mipt | |||
qrc | xrc | ||
std.cell library&io memory compiler | |||
pdk |